# EL8202, EL8203, EL8403



### Data Sheet

## April 26, 2006

```
FN7106.2
```

# 500MHz Rail-to-Rail Amplifiers

The EL8202, EL8203, and EL8403 represent rail-to-rail amplifiers with a -3dB bandwidth of 500MHz and slew rate of 600V/ $\mu$ s. Running off a very low supply current of 5.6mA per channel, the EL8202, EL8203, and EL8403 also feature inputs that go to 0.15V below the V<sub>S</sub>- rail. The EL8202 and EL8203 are dual channel amplifiers. The EL8403 is a quad channel amplifier.

The EL8202 includes a fast-acting disable/power-down circuit. With a 25ns disable and a 200ns enable, the EL8202 is ideal for multiplexing applications.

The EL8202, EL8203, and EL8403 are designed for a number of general purpose video, communication, instrumentation, and industrial applications. The EL8202 is available in a 10 Ld MSOP package, the EL8203 in 8 Ld SO and 8 Ld MSOP packages, and the EL8403 in 14 Ld SO and 16 Ld QSOP packages. All are specified for operation over the -40°C to +85°C temperature range.

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #	
EL8202IY	m	-	10 Ld MSOP	MDP0043	
EL8202IY-T7	m	7"	10 Ld MSOP	MDP0043	
EL8202IY-T13	m	13"	10 Ld MSOP	MDP0043	
EL8202IYZ (See Note)	BAPAA	-	10 Ld MSOP (Pb-free)	MDP0043	
EL8202IYZ-T7 (See Note)	BAPAA	7"	10 Ld MSOP (Pb-free)	MDP0043	
EL8202IYZ-T13 (See Note)	BAPAA	13"	10 Ld MSOP (Pb-free)	MDP0043	
EL8203IS	8203IS	-	8 Ld SO	MDP0027	
EL8203IS-T7	8203IS	7"	8 Ld SO	MDP0027	
EL8203IS-T13	8203IS	13"	8 Ld SO	MDP0027	
EL8203ISZ (See Note)	8203ISZ	-	8 Ld SO (Pb-free)	MDP0027	
EL8203ISZ-T7 (See Note)	8203ISZ	7"	8 Ld SO (Pb-free)	MDP0027	
EL8203ISZ-T13 (See Note)	8203ISZ	13"	8 Ld SO (Pb-free)	MDP0027	
EL8203IY	BJAAA	-	8 Ld MSOP	MDP0043	
EL8203IY-T7	BJAAA	7"	8 Ld MSOP	MDP0043	
EL8203IY-T13	BJAAA	13"	8 Ld MSOP	MDP0043	

# **Ordering Information**

# Features

- 500MHz -3dB bandwidth
- 600V/µs slew rate
- Low supply current = 5.6mA per channel
- Supplies from 3V to 5.5V
- Rail-to-rail output
- Input to 0.15V below V<sub>S</sub>-
- · Fast 25ns disable (EL8202 only)
- Low cost
- · Pb-free plus anneal available (RoHS compliant)

# Applications


- Video amplifiers
- · Portable/hand-held products
- · Communications devices

Orderina	Information	(Continued)
oracing	mormation	(Continueu)


PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL8403IS	8403IS	-	14 Ld SO	MDP0027
EL8403IS-T7	8403IS	7"	14 Ld SO	MDP0027
EL8403IS-T13	8403IS	13"	14 Ld SO	MDP0027
EL8403ISZ (See Note)	8403ISZ	-	14 Ld SO (Pb-free)	MDP0027
EL8403ISZ-T7 (See Note)	8403ISZ	7"	14 Ld SO (Pb-free)	MDP0027
EL8403ISZ-T13 (See Note)	8403ISZ	13"	14 Ld SO (Pb-free)	MDP0027
EL8403IU	8403IU	-	16 Ld QSOP	MDP0040
EL8403IU-T7	8403IU	7"	16 Ld QSOP	MDP0040
EL8403IU-T13	8403IU	13"	16 Ld QSOP	MDP0040
EL8403IUZ (See Note)	8403IUZ	-	16 Ld QSOP (Pb-free)	MDP0040
EL8403IUZ-T7 (See Note)	8403IUZ	7"	16 Ld QSOP (Pb-free)	MDP0040
EL8403IUZ-T13 (See Note)	8403IUZ	13"	16 Ld QSOP (Pb-free)	MDP0040


NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

# **Pinouts**




EL8403 (14 LD SO) TOP VIEW





EL8403 (16 LD QSOP) TOP VIEW



### Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Supply Voltage from V <sub>S</sub> + to V <sub>S</sub>	5.5V
Input Voltage	$\dots$ V <sub>S</sub> + +0.3V to V <sub>S</sub> 0.3V
Differential Input Voltage	
Continuous Output Current	

 Power Dissipation
 See Curves

 Storage Temperature
 -65°C to +150°C

 Ambient Operating Temperature
 -40°C to +85°C

 Operating Junction Temperature
 +125°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

#### **Electrical Specifications** $V_S$ + = 5V, $V_S$ - = GND, $T_A$ = 25°C, $V_{CM}$ = 2.5V, $R_L$ to 2.5V, $A_V$ = 1, Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITIONS	MIN	ТҮР	MAX	UNIT
INPUT CHARAC	TERISTICS					
V <sub>OS</sub>	Offset Voltage		-8	-0.8	+8	mV
TCV <sub>OS</sub>	Offset Voltage Temperature Coefficient	Measured from T <sub>MIN</sub> to T <sub>MAX</sub>		3		µV/°C
IB	Input Bias Current	V <sub>IN</sub> = 0V	-9	-6		μA
I <sub>OS</sub>	Input Offset Current	V <sub>IN</sub> = 0V		0.1	0.6	μA
TCI <sub>OS</sub>	Input Bias Current Temperature Coefficient	Measured from $T_{MIN}$ to $T_{MAX}$		2		nA/°C
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = -0.15V to +3.5V (EL8202,EL8203)	70	95		dB
		V <sub>CM</sub> = -0.15V to +3.5V (EL8403)	60	85		dB
CMIR	Common Mode Input Range		V <sub>S</sub> 0.15		V <sub>S</sub> + - 1.5	V
R <sub>IN</sub>	Input Resistance	Common Mode		3.5		MΩ
C <sub>IN</sub>	Input Capacitance			0.5		pF
AVOL	Open Loop Gain	$V_{OUT}$ = +1.5V to +3.5V, R <sub>L</sub> = 1k $\Omega$ to GND	75	90		dB
		$V_{OUT}$ = +1.5V to +3.5V, R <sub>L</sub> = 150 $\Omega$ to GND		80		dB
OUTPUT CHAR	ACTERISTICS					
R <sub>OUT</sub>	Output Resistance	A <sub>V</sub> = +1		30		mΩ
V <sub>OP</sub>	Positive Output Voltage Swing	$R_L = 1k\Omega$	4.85	4.9		V
		R <sub>L</sub> = 150Ω	4.6	4.7		V
V <sub>ON</sub>	Negative Output Voltage Swing	R <sub>L</sub> = 150Ω		100	150	mV
		R <sub>L</sub> = 1kΩ (EL8202,EL8203)		25	50	mV
		R <sub>L</sub> = 1kΩ (EL8403)		50	100	mV
IOUT	Linear Output Current			65		mA
I <sub>SC</sub> (source)	Short Circuit Current	R <sub>L</sub> = 10Ω	60	80		mA
I <sub>SC</sub> (sink)	Short Circuit Current	R <sub>L</sub> = 10Ω	120	150		mA
POWER SUPPL	Y		1			
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> + = 4.5V to 5.5V	70	95		dB
I <sub>S-ON</sub>	Supply Current - Enabled (per amplifier)			5.6	6.2	mA
I <sub>S-OFF</sub>	Supply Current - Disabled (per amplifier)	EL8202 only		40	90	μA
ENABLE (EL820	D2 ONLY)		1	1	1	
t <sub>EN</sub>	Enable Time			200		ns
t <sub>DS</sub>	Disable Time			25		ns
V <sub>IH-ENB</sub>	ENABLE Pin Voltage for Power-up			0.8		V
V <sub>IL-ENB</sub>	ENABLE Pin Voltage for Shut-down			2		V

# EL8202, EL8203, EL8403

 $\label{eq:continued} \textbf{Electrical Specifications} \quad V_{S} \texttt{+} \texttt{=} \texttt{5V}, \ V_{S} \texttt{-} \texttt{=} \texttt{GND}, \ \texttt{T}_{A} \texttt{=} \texttt{25}^{\circ}\texttt{C}, \ V_{CM} \texttt{=} \texttt{2.5V}, \ \texttt{R}_{L} \ \texttt{to} \ \texttt{2.5V}, \ \texttt{A}_{V} \texttt{=} \texttt{1}, \ \texttt{Unless Otherwise Specified} \ \textbf{(Continued)}$ 

ENABLE Pin Input Current High					1
			8.6		μA
ENABLE Pin Input for Current Low			0.01		μA
NCE		<u>.</u>			
-3dB Bandwidth	A <sub>V</sub> = +1, R <sub>F</sub> = 0Ω, C <sub>L</sub> = 2.5pF		500		MHz
	$A_V = -1, R_F = 1k\Omega, C_L = 2.5pF$		140		MHz
	$A_V = +2, R_F = 1 k\Omega, C_L = 2.5 pF$		165		MHz
	$A_V$ = +10, $R_F$ = 1k $\Omega$ , $C_L$ = 2.5pF		18		MHz
±0.1dB Bandwidth	A <sub>V</sub> = +1, R <sub>F</sub> = 0Ω, C <sub>L</sub> = 2.5pF		35		MHz
Peaking	$A_V = +1, R_L = 1k\Omega, C_L = 2.5pF$		2		dB
Gain Bandwidth Product			200		MHz
Phase Margin	$R_{L}$ = 1kΩ, $C_{L}$ = 2.5pF		55		0
Slew Rate	$A_V$ = 2, $R_L$ = 100 $\Omega$ , $V_{OUT}$ = 0.5V to 4.5V	500	600		V/µs
Rise Time	2.5V <sub>STEP</sub> , 20% - 80%		4		ns
Fall Time	2.5V <sub>STEP</sub> , 20% - 80%		2		ns
Overshoot	200mV step		10		%
Propagation Delay	200mV step		1		ns
0.1% Settling Time	200mV step		15		ns
Differential Gain	$A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$		0.01		%
Differential Phase	$A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$		0.01		٥
Input Noise Voltage	f = 10kHz		12		nV/√Hz
Positive Input Noise Current	f = 10kHz		1.7		pA/√Hz
Negative Input Noise Current	f = 10kHz		1.3		pA/√Hz
Channel Separation	f = 100kHz		95		dB
	NCE -3dB Bandwidth ±0.1dB Bandwidth Peaking Gain Bandwidth Product Phase Margin Slew Rate Rise Time Fall Time Overshoot Propagation Delay 0.1% Settling Time Differential Gain Differential Phase Input Noise Voltage Positive Input Noise Current Negative Input Noise Current	NCE-3dB Bandwidth $A_V = +1, R_F = 0\Omega, C_L = 2.5pF$ $A_V = -1, R_F = 1k\Omega, C_L = 2.5pF$ $A_V = +2, R_F = 1k\Omega, C_L = 2.5pF$ $A_V = +10, R_F = 1k\Omega, C_L = 2.5pF$ $A_V = +10, R_F = 1k\Omega, C_L = 2.5pF$ Peaking $A_V = +1, R_F = 0\Omega, C_L = 2.5pF$ Gain Bandwidth ProductPhase Margin $R_L = 1k\Omega, C_L = 2.5pF$ Slew Rate $A_V = 2, R_L = 100\Omega, V_{OUT} = 0.5V to 4.5V$ Rise Time $2.5V_{STEP} 20\% - 80\%$ Fall Time $2.5V_{STEP} 20\% - 80\%$ Overshoot200mV stepPropagation Delay200mV stepDifferential Gain $A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$ Differential Phase $A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$ Input Noise Voltage $f = 10kHz$ Positive Input Noise Current $f = 10kHz$	NCE-3dB Bandwidth $A_V = +1, R_F = 0\Omega, C_L = 2.5pF$ $A_V = -1, R_F = 1k\Omega, C_L = 2.5pF$ $A_V = -1, R_F = 1k\Omega, C_L = 2.5pF$ $A_V = +2, R_F = 1k\Omega, C_L = 2.5pF$ $A_V = +10, R_F = 1k\Omega, C_L = 2.5pF$ $\pm 0.1dB$ Bandwidth $A_V = +1, R_F = 0\Omega, C_L = 2.5pF$ Peaking $A_V = +1, R_L = 1k\Omega, C_L = 2.5pF$ Gain Bandwidth ProductPhase MarginRL = 1k\Omega, C_L = 2.5pFSlew Rate $A_V = 2, R_L = 100\Omega, V_{OUT} = 0.5V to 4.5V$ Slew Rate $A_V = 2, R_L = 100\Omega, V_{OUT} = 0.5V to 4.5V$ SoloRise Time $2.5V_{STEP}, 20\% - 80\%$ Fall Time $0.1\%$ Settling Time $200mV$ stepDifferential Gain $A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$ Differential Phase $A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$ Input Noise Current $f = 10kHz$ Negative Input Noise Current $f = 10kHz$	NCE         A <sub>V</sub> = +1, R <sub>F</sub> = 0Ω, C <sub>L</sub> = 2.5pF         500 $A_V = -1$ , $R_F = 1k\Omega$ , $C_L = 2.5pF$ 140 $A_V = -1$ , $R_F = 1k\Omega$ , $C_L = 2.5pF$ 165 $A_V = +2$ , $R_F = 1k\Omega$ , $C_L = 2.5pF$ 18           ±0.1dB Bandwidth $A_V = +1$ , $R_F = 0\Omega$ , $C_L = 2.5pF$ 18           ±0.1dB Bandwidth $A_V = +1$ , $R_F = 0\Omega$ , $C_L = 2.5pF$ 35           Peaking $A_V = +1$ , $R_L = 1k\Omega$ , $C_L = 2.5pF$ 2           Gain Bandwidth Product         200         200           Phase Margin $R_L = 1k\Omega$ , $C_L = 2.5pF$ 55           Slew Rate $A_V = 2$ , $R_L = 100\Omega$ , $V_{OUT} = 0.5V$ to 4.5V         500           Rise Time         2.5V_{STEP} 20% - 80%         4           Fall Time         2.5V_{STEP} 20% - 80%         2           Overshoot         200mV step         10           Propagation Delay         200mV step         11           0.1% Settling Time         200mV step         0.01           Differential Gain $A_V = +2$ , $R_F = 1k\Omega$ , $R_L = 150\Omega$ 0.01           Input Noise Voltage         f = 10kHz         12           Positive Input Noise Current         f = 10kHz         1.7           Negative Input Noise Current         <	NCE         -3dB Bandwidth $A_V = +1, R_F = 0\Omega, C_L = 2.5pF$ 500 $A_V = -1, R_F = 1k\Omega, C_L = 2.5pF$ 140 $A_V = +2, R_F = 1k\Omega, C_L = 2.5pF$ 165 $A_V = +10, R_F = 1k\Omega, C_L = 2.5pF$ 18           ±0.1dB Bandwidth $A_V = +1, R_F = 0\Omega, C_L = 2.5pF$ 18           ±0.1dB Bandwidth $A_V = +1, R_F = 0\Omega, C_L = 2.5pF$ 2           Gain Bandwidth Product         200         2           Phase Margin $R_L = 1k\Omega, C_L = 2.5pF$ 55           Slew Rate $A_V = 2, R_L = 100\Omega, V_{OUT} = 0.5V to 4.5V$ 500         600           Rise Time $2.5V_{STEP} 20\% - 80\%$ 4         4           Fall Time $2.5V_{STEP} 20\% - 80\%$ 2         2           Overshoot         200mV step         10         1           Propagation Delay         200mV step         10         1           0.1% Settling Time         200mV step         15         1           Differential Gain $A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$ 0.01         1           Input Noise Voltage         f = 10kHz         12         12           Positive Input Noise Current         f = 10kHz         1.3         1.3

# **Pin Descriptions**

EL8202 (MSOP-10)	EL8203 (SO-8, MSOP-8)	EL8403 (SO-14)	EL8403 (QSOP-16)	NAME	FUNCTION
1, 5	3, 5	3, 5, 10, 12	3,5,12,14	IN+	Non-inverting input for each channel
2, 4				CE	Enable and disable input for each channel
3	4	11	13	VS-	Negative power supply
6, 10	2, 6	2, 6, 9, 13	2,6,11,15	IN-	Inverting input for each channel
7, 9	1, 7	1, 7, 8, 14	1,7,10,16	OUT	Amplifier output for each channel
8	8	4	4	VS+	Positive power supply

## Typical Performance Curves




FIGURE 1. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGE LEVELS





FIGURE 3. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS NON-INVERTING GAINS








FIGURE 2. SMALL SIGNAL FREQUENCY RESPONSE vs  $R_{\rm F}$  AND  $R_{\rm G}$ 




FIGURE 4. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS INVERTING GAINS




FIGURE 6. SMALL SIGNAL FREQUENCY RESPONSE vs VARIOUS R<sub>LOAD</sub>




FIGURE 7. SMALL SIGNAL FREQUENCY RESPONSE VS CL





FIGURE 9. OPEN LOOP GAIN AND PHASE vs FREQUENCY








FIGURE 8. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS CL





FIGURE 10. DISABLED OUTPUT ISOLATION FREQUENCY RESPONSE








FIGURE 13. OUPUT IMPEDANCE vs FREQUENCY




FIGURE 15. COMMON-MODE REJECTION RATIO vs FREQUENCY




FIGURE 17. HARMONIC DISTORTION vs OUTPUT VOLTAGE




FIGURE 14. SMALL SIGNAL PEAKING vs SUPPLY VOLTAGE




FIGURE 16. SUPPLY CURRENT vs SUPPLY VOLTAGE (PER CHANNEL)




FIGURE 18. HARMONIC DISTORTION vs LOAD RESISTANCE




FIGURE 19. HARMONIC DISTORTION vs FREQUENCY





FIGURE 21. CHANNEL SEPARATION vs FREQUENCY (EL8202 AND EL8203)








FIGURE 20. VOLTAGE AND CURRENT NOISE vs FREQUENCY





FIGURE 22. CHANNEL SEPARATION vs FREQUENCY (EL8403)








FIGURE 25. SMALL SIGNAL TRANSIENT REPONSE




FIGURE 26. OUTPUT SWING






FIGURE 27. OUTPUT SWING












FIGURE 30. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE





FIGURE 31. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

# Simplified Schematic Diagram



# Description of Operation and Application Information

### **Product Description**

The EL8202, EL8203 and EL8403 are wide bandwidth, single supply, low power and rail-to-rail output voltage feedback operational amplifiers. The amplifiers are internally compensated for closed loop gain of +1 of greater. Connected in voltage follower mode and driving a 1k $\Omega$  load, the EL8202, EL8203 and EL8403 have a -3dB bandwidth of 500MHz. Driving a 150 $\Omega$  load, the bandwidth is about 350MHz while maintaining a 600V/us slew rate. The EL8202 is available with a power down pin to reduce power to 30µA typically while the amplifier is disabled.

### Input, Output and Supply Voltage Range

The EL8202, EL8203 and EL8403 have been designed to operate with a single supply voltage from 3V to 5.0V. Split supplies can also be used as long as their total voltage is within 3V to 5.0V. The amplifiers have an input common mode voltage range from 0.15V below the negative supply (V<sub>S</sub>- pin) to within 1.5V of the positive supply (V<sub>S</sub>+ pin). If the input signal is outside the above specified range, it will cause the output signal to be distorted.

The output of the EL8202, EL8203 and EL8403 can swing rail to rail. As the load resistance becomes lower, the ability to drive close to each rail is reduced. For the load resistor  $1k\Omega$ , the output swing is about 4.9V at a 5V supply. For the load resistor  $150\Omega$ , the output swing is about 4.6V.

### Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the output pin to the inverting input pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R<sub>F</sub> has some maximum value that should not be exceeded for optimum performance. If a large value of R<sub>F</sub> must be used, a small capacitor in the few pF range in parallel with R<sub>F</sub> can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

As far as the output stage of the amplifier is concerned, the output stage is also a gain stage with the load. R<sub>F</sub> and R<sub>G</sub> appear in parallel with R<sub>L</sub> for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently, R<sub>F</sub> also has a minimum value that should not be exceeded for optimum performance. For gain of +1, R<sub>F</sub>=0 is optimum. For the gains other than +1, optimum response is obtained with R<sub>F</sub> between 300 $\Omega$  to 1k $\Omega$ .

The EL8202, EL8203 and EL8403 have a gain bandwidth product of 200MHz. For gains  $\geq$ 5, its bandwidth can be predicted by the following equation:

 $Gain \times BW = 200MHz$ 

### Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of  $150\Omega$ , because the change in output current with DC level. Special circuitry has been incorporated in the EL8202, EL8203 and EL8403 to reduce the variation of the output impedance with the current output. This results in dG and dP specifications of 0.01% and 0.01°, while driving  $150\Omega$  at a gain of 2. Driving high impedance loads would give a similar or better dG and dP performance.

# Driving Capacitive Loads and Cables

The EL8202, EL8203 and EL8403 can drive 5pF loads in parallel with 1k $\Omega$  with less than 5dB of peaking at gain of +1. If less peaking is desired in applications, a small series resistor (usually between 5 $\Omega$  to 50 $\Omega$ ) can be placed in series with the output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R<sub>G</sub> can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

### Disable/Power-Down

The EL8202 can be disabled and placed its output in a high impedance state. The turn off time is about 25ns and the turn on time is about 200ns. When disabled, the amplifier's supply current is reduced to 40µA typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard TTL or CMOS signal levels at the ENABLE pin. The applied logic signal is relative to V<sub>S</sub>- pin. Letting the ENABLE pin float or applying a signal that is less than 0.8V above V<sub>S</sub>- will enable the amplifier. The amplifier will be disabled when the signal at ENABLE pin is 2V above V<sub>S</sub>-.

## **Output Drive Capability**

The EL8202, EL8203 and EL8403 do not have internal short circuit protection circuitry. They have a typical short circuit current of 80mA sourcing and 150mA sinking for the output is connected to half way between the rails with a  $10\Omega$  resistor. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds ±40mA. This limit is set by the design of the internal metal interconnections.

### **Power Dissipation**

With the high output drive capability of the EL8202, EL8203 and EL8403. It is possible to exceed the 125°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$\mathsf{PD}_{\mathsf{MAX}} = \frac{\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{AMAX}}}{\theta_{\mathsf{JA}}}$$

Where:

T<sub>JMAX</sub> = Maximum junction temperature

T<sub>AMAX</sub> = Maximum ambient temperature

 $\theta_{JA}$  = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing:

$$PD_{MAX} = V_{S} \times I_{SMAX} + \Sigma(V_{S} - V_{OUTi}) \times \frac{V_{OUTi}}{R_{Ii}}$$

For sinking:

 $\mathsf{PD}_{\mathsf{MAX}} = \mathsf{V}_{\mathsf{S}} \times \mathsf{I}_{\mathsf{SMAX}} + \Sigma(\mathsf{V}_{\mathsf{OUTi}} - \mathsf{V}_{\mathsf{S}}^{-}) \times \mathsf{I}_{\mathsf{LOADi}}$ 

Where:

V<sub>S</sub> = Total supply voltage

I<sub>SMAX</sub> = Maximum quiescent supply current

 $V_{OUTi}$  = Maximum output voltage of the application for each channel

R<sub>LOADi</sub> = Load resistance tied to ground for each channel

I<sub>LOADi</sub> = Load current for each channel

By setting the two  $\mathsf{PD}_{MAX}$  equations equal to each other, we can solve the output current and  $\mathsf{R}_{LOADi}$  to avoid the device overheat.

# Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V<sub>S</sub>- pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from V<sub>S</sub>+ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V<sub>S</sub>- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to a minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

# **Typical Applications**

# VIDEO SYNC PULSE REMOVER

Many CMOS analog to digital converters have a parasitic latch up problem when subjected to negative input voltage levels. Since the sync tip contains no useful video information and it is a negative going pulse, we can chop it off. Figure 32 shows a gain of 2 connections. Figure 33 shows the complete input video signal applied at the input, as well as the output signal with the negative going sync pulse removed.




FIGURE 32. SYNC PULSE REMOVER




FIGURE 33. VIDEO SIGNAL

### MULTIPLEXER

Besides the normal power down usage, the ENABLE pin of the EL8202 can be used for multiplexing applications. Figure 34 shows two EL8202 with the outputs tied together, driving a back terminated 75 $\Omega$  video load. A 2V<sub>P-P</sub> 2MHz sine wave is applied to Amp A and a 1V<sub>P-P</sub> 2MHz sine wave is applied to Amp B. Figure 33 shows the ENABLE signal and the resulting output waveform at V<sub>OUT</sub>. Observe the breakbefore-make operation of the multiplexing. Amp A is on and V<sub>IN1</sub> is passed through to the output when the ENABLE signal is low and turns off in about 25ns when the ENABLE signal is high. About 200ns later, Amp B turns on and V<sub>IN2</sub> is passed through to the output. The break-before-make operation ensures that more than one amplifier isn't trying to drive the bus at the same time.







FIGURE 34. TWO TO ONE MULTIPLEXER




#### SINGLE SUPPLY VIDEO LINE DRIVER

The EL8202, EL8203 and EL8403 are wideband rail-to-rail output op amplifiers with large output current, excellent dG, dP, and low distortion that allow them to drive video signals in low supply applications. Figure 36 is the single supply non-inverting video line driver configuration and Figure 37 is the inverting video ling driver configuration. The signal is AC coupled by C<sub>1</sub>. R<sub>1</sub> and R<sub>2</sub> are used to level shift the input and output to provide the largest output swing. R<sub>F</sub> and R<sub>G</sub> set the AC gain. C<sub>2</sub> isolates the virtual ground potential. R<sub>T</sub> and R<sub>3</sub> are the termination resistors for the line. C<sub>1</sub>, C<sub>2</sub> and C<sub>3</sub> are selected big enough to minimize the droop of the luminance signal.














FIGURE 38. VIDEO LINE DRIVER FREQUENCY RESPONSE


# SO Package Outline Drawing



# MSOP Package Outline Drawing



# **QSOP** Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com